Soo-Choon Kang
Faculty Of Data Science
Irvine
Summary
Looking for senior technical position to utilize depth and breadth of experience in design validation, Tribology, reliability engineering, tolerance analysis, manufacturing yield analysis, computer vision, system modeling, data analytics in broad industries including semiconductor, consumer electronics, etc.
Possess over 25 years of experience in the broad technology industry with a focus on process control in high volume manufacturing, numerical simulation, Tribology, DOE, reliability, data science, computer vision, and statistical analysis. As faculty and head of data science at SK Hynix, developed visual inspection tool by using ML/DL, TEM/SEM automatic metrology system, and involved in cross functional DOE effort for failure analysis and process control, and optimization by using Taguchi method and Metaheuristics. During careers at SSD/HDD industry (Western Digital, Hitachi GST, & IBM), developed and managed FEM simulation tool (solver), visualization tool (pre/post processor), own process and functional spec, nano-scale surface metrology, actuator and preamp development for spacing detection, SSD/HDD power budget & spacing budget model, Tribology, SSD/HDD quality/yield improvement projects using machine learning and optimization technique
Overview
27
27
years of professional experience
11
11
years of post-secondary education
Work History
Fellow and Faculty of DS
SK Hynix Inc.
01.2019 - Current
- Currently as faculty of DS, consulting semiconductor manufacturing and R&D orgs to utilize engineering/AI methodology in solving real-world problems while providing ML/DL/RL classes to engineers with non-DS major
- Developed process control algorithm under constrained sampling plan
- Developed vision inspection solution for automatic defect classification for FAB, PKG, and QRA process using CNN
- Developed a novel APC process that automatically corrects data and equipment drifts, improving Cpk by 50% for CMP processes
- Developed a density-based wafer hot spot simulation tool for CMP process improvement using DNN
- Developed automatic TEM/SEM metrology algorithms for over 40 cases using Matlab.
Technologist, ARCO H/W & System Design
Western Digital Inc.
01.2005 - 01.2019
- Developed eSSD optimal Power Management IC selection tool, and power condenser capacity budget for SSD power failure
- Introduced ML approach to improve S5W process including quality/yield by 6% and ARCO cycle time by 50%, and developed a PMR+ reliability pass and failure prediction capability
- Developed electrical contact sensor for nm spacing control for servo write process for CMR, MAMR, and HAMR technologies
- Co-founding helium-filled/sealed servo write process and developing a servo write spacing budget model, key performance metric identification, preamp optimization, head/media reliability, and spacing and defect measurement tool development
- Developing various drive-level FA tools, such as harmonic sensor-based in-drive head media spacing measurement tools, scope-based WPTP measurement tool, defect mapping tool, TA verification tool, burst imaging tool, disk RRO measurement tool, and WPTP calculator
- Developing new tribology test sampling plans to meet customer DPPM and serving as the chair of a cross-functional team to solve head wear issue at hot temp addressing corrective actions.
Senior Engineer, FH Control
Hitachi Global Storage System
01.2002 - 01.2005
- Primary technical focal point of nm level optical spacing metrology among worldwide development sites
- Decision maker for metrology equipment for engineering and manufacturing
- Frequent interaction with equipment vendors and drive development customers on manufacturing capability improvement
- Owned product specifications for FH inspection across products, which includes sampling plan, and lot disposition limits.
Advisory Engineer, Airbearing design
IBM
01.1997 - 01.2002
- Developed ABS simulation program using FEM and 3D modeling and flow visualization tools using Motif/AIX
- Design ABS to meet the functional requirement and build process spec for the process control.
Education
Ph.D. - Mechanical Engineering
Carnegie Mellon University
Pittsburgh, PA 01.1993 - 04.1997
M.S. - Mechanical Engineering
Korea Adv. Sci. & Tech. Ins.
Seoul, Korea 01.1988 - 04.1990
B.S. - Mechanical Engineering
Han-Yang University
Seoul, Korea 01.1984 - 04.1988
Skills
Broad engineering background across mechanical (PhD), magnetics (HDD industry), electrical (SSD industry), optical (Semiconductor) fieldsundefined
Patents
16 Patents in HDD industry, whose list are available at the linkedin link.
Publications
11 Publications in Solid Mechanics, Rarefied Gas Dynamics, and Image Processing domain. The publication list are available at the linkedin link.
Timeline
Fellow and Faculty of DS
SK Hynix Inc.
01.2019 - Current
Technologist, ARCO H/W & System Design
Western Digital Inc.
01.2005 - 01.2019
Senior Engineer, FH Control
Hitachi Global Storage System
01.2002 - 01.2005
Advisory Engineer, Airbearing design
IBM
01.1997 - 01.2002
Ph.D. - Mechanical Engineering
Carnegie Mellon University
01.1993 - 04.1997
M.S. - Mechanical Engineering
Korea Adv. Sci. & Tech. Ins.
01.1988 - 04.1990
B.S. - Mechanical Engineering
Han-Yang University
01.1984 - 04.1988
Similar Profiles
Solhee SHINSolhee SHIN
Office Worker at SK HYNIX Inc.Office Worker at SK HYNIX Inc.
Seungho HanSeungho Han
Laborer at SK HynixLaborer at SK Hynix
Dohyoung(Roy) HwangDohyoung(Roy) Hwang
GTAW Welder at SK Hynix semiconductorGTAW Welder at SK Hynix semiconductor