Fnu Sindhoori
Fremont,CA
Summary
Compiler Engineer at Xilinx.Inc. A graduate student from North Carolina State University with an academic background in Compilers, CPU/GPU Design and Performance Modeling.
Overview
7
7
years of professional experience
Work History
MTS Compiler Engineer
AMD
08.2019 - Current
- As a Compiler Developer, I design and implement compiler front-end and back-end components for the AIE Engine, a cutting-edge hardware accelerator. My primary focus is developing and optimizing compiler algorithms to generate efficient code for the accelerator, ensuring optimal performance and data movement.
- Design and implement the front-end components of the compiler, including the parser, semantic analyzer, and intermediate representation (IR) generator.
- Develop and optimize the back-end components of the compiler scheduling, buffer descriptor (BD) generation, and tiling parameters development. These algorithms enable efficient data movement and processing on the AIE Engine.
- Develop and maintain a description language for tiling parameters, allowing efficient data movement and processing on the AIE Engine.
- Collaborate with software engineers to integrate the compiler with existing frameworks and APIs. develop and maintain test suites to validate compiler functionality and performance.
- Developed an API layer in Xilinx's Compiler Toolchain to utilize the device models and upgraded their usage in the code base
- Setup Compiler Tool chain's infrastructure to support Visualization of results and reports
Technical Office Engineer
Synopsys Inc.
05.2018 - 08.2018
- Improving profiling diagnostics on specific criteria related to the emulator runtime software and the transactors
- Enhancing the support of Intra assignment delays for Clock Delay feature in ZeBu
Education
Master of Science - Computer Engineering
North Carolina State University
Raleigh, NC05.2019
Bachelor of Science - Electrical And Electronics
Vellore Institute of Technology
Vellore India06.2014
Skills
- Compiler Architecture: Front-end, middle-end, back-end, intermediate representations (IRs) like LLVM IR, SSA form, etc
- Optimization Techniques: Dead Code Elimination (DCE), Common Subexpression Elimination (CSE), loop optimizations, etc
- Compiler Tools: LLVM, GCC, Clang, etc
- Languages: C, C, etc
- Assembly Languages: x86
- Programming Paradigms: Object-oriented programming, functional programming
- Data Structures and Algorithms: Strong understanding and experience
- Software Engineering Principles: Design patterns, testing, debugging
- Version Control: Git, perforce
- Operating Systems: Linux, Windows
Accomplishments
Docket No Compiling Tensor Tiling Specification to Multi-dimensional DMA Configurations on AI Engine Platform.
Coursework
- Compiler Optimization and Scheduling
- Microprocessor Architecture
- Parallel Computer Architecture
- Operating Systems
- ASIC Design(Verilog)
- Embedded Systems Architecture
Timeline
MTS Compiler Engineer
AMD
08.2019 - Current
Technical Office Engineer
Synopsys Inc.
05.2018 - 08.2018
Master of Science - Computer Engineering
North Carolina State University
Bachelor of Science - Electrical And Electronics
Vellore Institute of Technology
Similar Profiles
JONG SUNG CHOIJONG SUNG CHOI
SMTS EDKII Server Platform BIOS Engineer at AMDSMTS EDKII Server Platform BIOS Engineer at AMD
Sumer ShendeSumer Shende
MTS Design Verification Engineer at AMDMTS Design Verification Engineer at AMD
RAKESH REDDY BASANIRAKESH REDDY BASANI
Security Specialist at AMDSecurity Specialist at AMD