Expert in analog, mixed signal, and special circuit designs implemented in state-of-the-art CMOS process technology. Individual contributor and technical mentor employing many years of extensive experience in analog and mixed signal circuit design, innovative analysis methods, characterization, and process technology improvement leadership. Mixed signal IP testing expert, deep knowledge of ADCs, DACs, PLLs, low power biasing sub circuits, and PHY transceiver circuits. CMOS and BJT transistor random and systematic variation expert. Multi-disciplinary problem-solving leader in robust collateral IP circuit design resolving issues arising from new process features. Leader of cross-functional team collaborations to quickly identify root cause for complicated technical road blocks. Architect innovative and non-linear approaches to analysis and solutions. Extensive knowledge of CMOS process and circuit design interaction spanning from 180nm to 7nm technologies. Extensive experience and proven implementation of image sensors. Inventor of 7 patents, author and co-author of more than 15 publications. Core detailed competencies include